• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

EE-Training

Knowledge makes you Curious

  • Home
  • Training Courses
    • Signal Integrity to 56+Gbps with Hands-On Simulation
    • Open the Black Box of Memory
  • References
    • References for Signal Integrity with Hands-On Simulation
    • References for SI Simulation Workshop
    • References for Lee Ritchey: Signal Integrity
    • References for Lee Ritchey: Stackup Design
  • Blog
  • About
    • Terms & Conditions
    • VAT Refund
    • Jobs
  • Contact
You are here: Home » Blog » Power Integrity (PI/PDN)

Measuring PDN on a populated board

March 2, 2014 by Rolf Ostergaard

How about measuring the Power Distribution Network – or PDN – on a populated board? The post on the importance of the distance between the measurement points used when measuring the impedance of all the bypass capacitance on a board triggered another round of questions. Good. One of them is: Why not do a populated board PDN measurement?

Like this:

Populated Board PDN Measurement SetupAnd indeed that is a great idea if that is what you have. In this case, the client was nice enough to provide both this fully populated board and a board with only the bypass caps mounted, so it was very easy to do a comparison.

The RF output in the network analyzer is set to 0dBm. But since the generator is 50R and the impedance between power and ground is maybe 0.01R, the signal is attenuated around 500x and such a small voltage is harmless to the other parts on the board.

Since there is going to be some additional capacitance in the IC packages on the fully populated board, we would expect the impedance to be lower when measured for the populated board versus the “caps only” board.

Results

And that is exactly what we see. Here is the result of the two boards. The red curve shows the effect of the board and its 23 capacitors (5x100uF, 6×4.7uF, 12×0.47uF) only. The green curve shows the effect of this plus the Xilinx Zynq IC with it’s on-die and on-package capacitance.

1v0-Client2-PopVsCapsOnlyRemember that above about 100 MHz, the results are not really interesting as the impedance is dominated by board resonances. This is about where we see the two small dips on the green curve. Those are most likely coming from the small capacitors on the package substrate.

Also, notice that the impedance at the lower frequencies will be lower when the board is powered up due to the active regulation of the power supply which may effective up to 10s of kHz.

(Note: The measurements are done here only for the 1.0V core voltage supply to the Xilinx Zynq FPGA.)

Looking closely at the FPGA chip it is clear that capacitance has been integrated at least at the package level:

ZynqPackageCapsWith the FPGA package and die capacitance in place, it would be nice to be able to take advantage of that when designing the PDN.

Xilinx chooses to disclose this information indirectly in the User Guide UG 933 by stating that board-level bypass need only work up to 100 MHz and that power plane capacitance is not needed.

Populated board PDN measurement conclusion

To put it short: If you want to measure everything including the on-chip and on-package capacitance, there is no problem in using a VNA/network analyzer to do the PDN measurements. If you only want to measure the inter-plane capacitance and the discrete bypass capacitors, you need to get a partly populated board for that. A good reason for doing this is if you want to verify a prototype against your simulations.

If you want to learn more about PDN design, this is a key part of several of our courses. Find the best option for you or contact us to arrange an on-site course.

Filed Under: Power Integrity (PI/PDN) Tagged With: Capacitors, Network Analyzer, PDN, PI, Power Integrity

About Rolf Ostergaard

Rolf V. Ostergaard, M.Sc.EE. has worked with signal integrity in many different projects since working for 3Com in 1998 as a colleague to Lee Ritchey in Silicon Valley. While building a consulting business focused on advanced electronics and embedded software in Denmark, Rolf has been helping numerous companies with signal integrity and power integrity both as design, simulations, coaching, measurements, and troubleshooting. He started conducting training in SI in 2004 and has trained hundreds of engineers, which lead to founding EE-Training to further expand this.
You can hire Rolf to do signal integrity training and consulting worldwide and remote.

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Get a free SI book

by Lee Ritchey (was $95),
and news from EE-Training

Search

PDNTool

Try pdntool.com and see how a 1-click optimizer might reduce your bypass caps. Read more...

Categories

Latest News

  • Now LIVE: The ultimate memory interface training
  • Online memory course: Mar 1-5, 2021
  • Crosstalk video demonstration for stripline
  • University SI Course – COVID’19 Version
  • Video: Using a Network Analyzer as a TDR
  • Video: PDN Measurement with a Network Analyzer
  • Signal Integrity w/ Hands-On NOW ONLINE May 11, 2020
  • Schmartboard breakout prototyping PCB
  • Remember: Memory course in Copenhagen Feb 5+6
  • Learn Signal Integrity in Ankara Mar 25, 2019

Recent User Comments

  • Peter on Ground bounce demonstration board
  • Rolf Ostergaard on High Speed Via
  • Rolf Ostergaard on Video: PDN Measurement with a Network Analyzer
  • Peter on Video: PDN Measurement with a Network Analyzer
  • Alexander Sharapov on High Speed Via

Contact

EE-Training
Rolf V. Ostergaard
+45 2684 4876
Denmark

QUOTES

“Training worth attending more than pays for itself in added value for you and your project”

“Training is expensive. Good training is even more expensive. No training is the most expensive.”

Rolf V. Ostergaard

M.Sc.EE, SI Consultant
Twitter: @rolfostergaard
LinkedIn: Profile
Resume: CV (pdf)

Copyright 2023. All prices shown are exclusive of VAT. General Terms & Conditions apply.
By using this site with cookies enabled in your browser you consent. Privacy policy.