• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

EE-Training

Knowledge makes you Curious

  • Home
  • Training Courses
    • Signal Integrity to 56+Gbps with Hands-On Simulation
    • Open the Black Box of Memory
  • References
    • References for Signal Integrity with Hands-On Simulation
    • References for SI Simulation Workshop
    • References for Lee Ritchey: Signal Integrity
    • References for Lee Ritchey: Stackup Design
  • Blog
  • About
    • Terms & Conditions
    • VAT Refund
    • Jobs
  • Contact
You are here: Home » Blog

SI Course in Ringwood confirmed

March 29, 2016 by Rolf Ostergaard

DoulosLogoJust a quick note to let you all know that I will be coming to Ringwood April 25-27, 2016 to give the Signal Integrity with Hands-On Simulation course. We organize this course with Doulos, so you will be sent to them for registration and payment.

We have this course listed in Munich also for the week before, but honestly I think it would be much easier if you all just go to Ringwood 🙂 It’s just outside London and quite easy to get to. I fly to Heathrow and take a cab or a bus to Ringwood. Easy-peasy.

The course in Ringwood have just been confirmed by Doulos – so we are 100% sure that one will run. The Munich course is still undecided…

Lee_Ritchey_Book_FaceAlso: Check out the first
SI Week in Copenhagen

A full week of signal integrity. After three great years in Stockholm, this event is now in Copenhagen May 23-27, 2016.

 

Filed Under: Announcements Tagged With: Hands-On, PI, Ringwood, SI, SigExplorer, Simulation

Accelerating FPGA VHDL Verification, Stockholm, April 20-21

March 26, 2016 by Rolf Ostergaard

Serious about FPGA design? Don’t forget verification! Our friends from Bitvis are giving another course – this time in Stockholm. We are not making any money on this, but you should know about it for two reasons: We know it’s a damn good course If you have big FPGA’s in your design, you should go to… Read more

Filed Under: Announcements Tagged With: FPGA, SI Week, Stockholm, Verification

Spread Glass Weave in High-Speed PCB Stackups

March 6, 2016 by Rolf Ostergaard

Spread glass is important. When designing 10+ Gbps systems, you may or may not be aware of how important the glass weaves are. You definitely should be. And getting it right is not easy. No real specifications to go by. No consistent information from the vendors and fabricators. Lots of information pointing in different directions.… Read more

Filed Under: PCB Manufacturing Tagged With: Glass Weave

Free Video from Eric Bogatin

February 22, 2016 by Rolf Ostergaard

You may have noticed some extra signal-integrity related social media activity during the last month due to DesignCon 2016 in Santa Clara, Ca. I was unable to go this year, but right now you can get one of the talks on video for free: Eric Bogatin talks about S-Parameters. This link is only good for… Read more

Filed Under: Announcements Tagged With: Eric Bogatin, S-Parameters, SI Week

Lee Ritchey SI Courses Updated

February 9, 2016 by Rolf Ostergaard

We just updated all the descriptions of the Lee Ritchey courses in the Copenhagen SI Week coming up in May. Now you actually get the best content of 3 different courses merged into the two courses. All very important stuff if you are serious about designing boards for modern (digital) electronics. A good chunk of… Read more

Filed Under: Announcements Tagged With: Copenhagen, SI Week

SI Week 2016 – Time to Sign Up!

February 4, 2016 by Rolf Ostergaard

We are proud to host the full SI Week 2016 in Copenhagen for the first time. A full week of signal integrity training at the best level possible. A huge success in Stockholm for the last 3 years. Lee Ritchey is coming from California to do a new and revised version of the fundamental and… Read more

Filed Under: Announcements Tagged With: SI Week

$3 multi-core ARM with 8MB RAM and 4MB EEPROM?

November 25, 2015 by Rolf Ostergaard

At qty 1, you can buy a Mediatek multi-core ARM chip with 4 dies for $3 in Shenzhen, China. So how do you compete with that? Watch this quite interesting talk by Bunnie, who explains how the Chinese view on IP makes this possible and how this could (theoretically) be transferred to the west: Very… Read more

Filed Under: Read more Tagged With: ARM, Bunnie, IP

Double-up on SI Training in December

November 20, 2015 by Rolf Ostergaard

Just a quick note to let you know about two upcoming SI courses in December: Oslo (Asker), NO: December 1-3, 2015 London (Ringwood), UK: December 8-10, 2015 Lots of opportunity to learn how to get ahead – without going overboard. SI is important, but do it right so you don’t spend too much on simulation… Read more

Filed Under: Announcements Tagged With: SI

What can go wrong in DDR interface designs?

September 22, 2015 by Rolf Ostergaard

How many memory interface mistakes are there to make? There is one saying I like very much: ”Don’t make the same mistake twice”. There are enough mistakes to make that you probably don’t have time to try them all even once. In memory interface design there are still enough mistakes left to make… But just… Read more

Filed Under: Memory Interface Tagged With: ddr interface, DRAM mistakes, open the black box of memory, vref margin test

Push-Button PCIe PHY Test Possible?

September 17, 2015 by Rolf Ostergaard

How do you make a PCIe PHY test? Whatever type of electronics you design, testing is an integral part of the process. Just “see – it works” is a very shortsighted way of qualifying electronics for mass production. You know that if you have been in the design game for just a short while. Especially… Read more

Filed Under: Measurement Tagged With: Compliance, PCIe, PCIe PHY Test

  • « Go to Previous Page
  • Go to page 1
  • Go to page 2
  • Go to page 3
  • Go to page 4
  • Go to page 5
  • Interim pages omitted …
  • Go to page 15
  • Go to Next Page »

Get a free SI book

by Lee Ritchey (was $95),
and news from EE-Training

Search

PDNTool

Try pdntool.com and see how a 1-click optimizer might reduce your bypass caps. Read more...

Categories

Latest News

  • Now LIVE: The ultimate memory interface training
  • Online memory course: Mar 1-5, 2021
  • Crosstalk video demonstration for stripline
  • University SI Course – COVID’19 Version
  • Video: Using a Network Analyzer as a TDR
  • Video: PDN Measurement with a Network Analyzer
  • Signal Integrity w/ Hands-On NOW ONLINE May 11, 2020
  • Schmartboard breakout prototyping PCB
  • Remember: Memory course in Copenhagen Feb 5+6
  • Learn Signal Integrity in Ankara Mar 25, 2019

Recent User Comments

  • Peter on Ground bounce demonstration board
  • Rolf Ostergaard on High Speed Via
  • Rolf Ostergaard on Video: PDN Measurement with a Network Analyzer
  • Peter on Video: PDN Measurement with a Network Analyzer
  • Alexander Sharapov on High Speed Via

Contact

EE-Training
Rolf V. Ostergaard
+45 2684 4876
signup@ee-training.dk

QUOTES

“Training worth attending more than pays for itself in added value for you and your project”

“Training is expensive. Good training is even more expensive. No training is the most expensive.”

Rolf V. Ostergaard

M.Sc.EE, SI Consultant
Twitter: @rolfostergaard
LinkedIn: Profile
Resume: CV (pdf)

Copyright 2020. All prices shown are exclusive of VAT. General Terms & Conditions apply.
By using this site with cookies enabled in your browser you consent. Privacy policy.